text.skipToContent text.skipToNavigation
background-image

Compilation Techniques for Reconfigurable Architectures von Cardoso, Jo (eBook)

  • Erscheinungsdatum: 02.04.2011
  • Verlag: Springer-Verlag
eBook (PDF)
142,79 €
inkl. gesetzl. MwSt.
Sofort per Download lieferbar

Online verfügbar

Compilation Techniques for Reconfigurable Architectures

The extreme ?exibility of recon?gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon?gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon?gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef?cient recon?gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon?gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon?gurable architectures.

Produktinformationen

    Format: PDF
    Kopierschutz: AdobeDRM
    Seitenzahl: 223
    Erscheinungsdatum: 02.04.2011
    Sprache: Englisch
    ISBN: 9780387096711
    Verlag: Springer-Verlag
    Größe: 4744 kBytes
Weiterlesen weniger lesen

Kundenbewertungen